Abstract-This paper reports the design and application of test structures for extracting the resistance of features formed when fabricating evaporated platinum (Pt) thin film structures on patterned, sputtered tantalum nitride (TaN). The combination of these two layers is used to produce an integrated resistive sensor structure. Two resistive features were considered during the test structure design: firstly the contact resistance between the two metal layers and secondly, the additional resistance introduced in the upper metal layer due to step coverage effects.
I. INTRODUCTION
Interfaces between conductive layers in microfabricated systems will inevitably introduce additional resistance, particularly if the materials are dissimilar [1] . The resistance of tracks is also affected by the deposition of conductive materials over existing features due to the differing deposition rates on sidewalls compared to flat surfaces [2] . This paper reports the use of test structures to evaluate the effects of inter-layer contacts and step coverage on the resistance of thin film materials. The specific application is the integration of tantalum nitride (TaN) and platinum (Pt) resistive elements into a resistive sensor system. Test element arrays consisting of bridge resistance structures, transmission line model structures, and contact chain structures have been designed and fabricated.
II DESIGN AND FABRlCATION OF TEST STRUCTURES
This work is based on a set of test structures that assist in understanding the level of additional, parasitic resistance introduced during fabrication of a high temperature sensor system described previously [3] . While initial development attempted to use standard via contacts between the two layers, in the current implementation the thin film materials are deposited directly onto one another. It was found when using cross-bridge Kelvin resistor (CBKR) test structures of an earlier design, that unreasonably high voltage values were required to force sufficient current, and that this was not determined by contact resistance alone. In order to investigate this issue, and disentangle the effects of different processes, new test structures compatible with standard on-wafer characterisation equipment have been designed.
A. Step resistance test structure
Figure l(a) illustrates the step resistance structure, a variation on a bridge resistance test structure, which allows the effect of step coverage on the upper conducting layer to be studied. It consists of a series of tracks fabricated in the upper conducting material (Pt), which cross over a series of mesas patterned in the lower layer of TaN. The effect of the mesas in the lower layer is to modify the measured resistance of the track, as illustrated in Fig. 1 (b) and 1 ( c). Each measured track section (numbered 1-5 in Fig. l(a) ) crosses one or more of the mesas fabricated in the lower conductive layer. The different track sections are characterised by the overall length of the overlap between the TaN mesa and the Pt track, and by the number of steps that the track transverses.
These are summarized in Table I with the mesa structure numerical identifier indicated in Fig. l(a) . If the sheet resistance Rs(p,) of the upper platinum layer is uniform, the voltage Vm measured between two adjacent taps (for example, VI and V2 in Fig. 1 ) can be expressed as: (1) where 1m is the applied current (lIN to lOUT), Lm is the track length (120 f.!m), LTS is the lower layer mesa length, W is the upper track linewidth (10 f.!m), and RTS is the resistance of the section of Pt track crossing the TaN mesa which includes 2 Rsw (step or sidewall resistance) and the parallel resistance of the upper and lower layers, RII (see Fig. l Measurement of bridges with different numbers and widths of lower layer features will allow the effect on track resistance of an individual step to be estimated, along with the effect of the overlapping conductors. Fig. I (b) .
B. Transmission line model test structure
The transmission line (or transfer length) model (TLM) test structure design (Fig. 2) is adapted from [4] in order to allow measurement using a probe card, and is intended to measure contact resistance. This design uses 20, 40 and 80 f.!m contact spacing (L) on a 10 f.!m wide (W) bottom TaN layer resistive track. 10 f.!m wide taps (upper Pt layer) are used both to force current and measure voltage in a 4-terminal measurement. The measured voltage (Vm) between two taps is given by: (2) where R S ( TaN )is the TaN sheet resistance, 1M is the current being forces and Rc is the contact resistance. The measured voltage will include errors caused by current spreading in the contact as in [5] . This will have a minimal effect on the constant part of equation (2) (the contact resistance Rd, if it is assumed that is the same for all single test structure connections (150xl0 f.!m distance). Multiple Kelvin type measurements using different current paths and directions allow more precise measurement of a single length structure whereas mUltiple length measurements help to estimate the contact resistance for a given contact area.
This test structure can also be used to estimate the electrical linewidth of the track in the lower layer using:
This will be most accurate for the longest track section with length 8 f.!m.
C. Contact chain test structure
The contact chain test structure (Fig. 3 ) is treated as a set of four 10xlO f.!m 2 contacts and four 10 f.!m wide step resistances between each pair of pads. Each complete test structure includes seven of these contact chains (numbered in Fig. 3 ), though only those numbered 2-6 can be measured using a 4-terminal Kelvin connection. Two measurement routines are implemented to investigate the integrity of the structure and measure the resistance value of a contact chain: a) A current of 1 rnA is forced and measured through a set of short conductive paths (for example in Fig. 3 , 11 to h for segment 1, or h to 13 for segment 2) to check if the correct current value can be set before reaching the voltage compliance value of 13 V. b) A current of 1 rnA is forced and measured in a set of Kelvin type measurements, where a differential voltage across short conductive paths (V3 to V4) is created by the current forced between pads 13 to h The resistance value of the tracks and contacts in segment 4 can then be calculated using:
The final test structure is a variant of a cross-bridge Kelvin resistance (CBKR) test structure with nominal contact areas of 15x15 f.!m 2 and 20x20 f.!m 2 ( Fig. 4) . This structure has no interlayer dielectric and no via, this means that the contact area is defined by the both the track widths and their alignment. This results in a final contact area that will vary as a function of the layer alignment of each wafer produced. However, there is an XY mirror copy of each structure on the same test structure chip, and comparison of the paired structures can be used to account for some of this effect. A current of 1 rnA is used in four measurements, where current is forced in different directions (vertically/horizontally, forward and reversed) through the contact. For example, one measurement would force a current from 1/ to h while measuring the resulting voltages V/ and V2• A single contact resistance value can then be calculated using:
The average of the four measurement results gives the measured contact resistance value for the structure.
E. Fabrication
The first step in the fabrication process is the deposition of a 200 nm tantalum nitride film, onto a passivated (oxide coated) 75mm silicon wafer, using an OPT Plasmalab 400, DC sputtering tool. The magnetron power was set to 500 W, chamber pressure was kept at 3 mTorr and gas flow ratio N 2 :(N 2 +Ar) set to 12%. The TaN film was photo lithographically patterned, and then etched in a JLS RIE80. An RF plasma etch with power of 50 W and gas flows of 60 sccm CF4 and 3 sccm O 2 was used at a pressure of 150 mTorr. The remaining photoresist was subsequently removed using an oxygen plasma barrel asher.
The wafer surface was then patterned using AZ2070 lift off photoresist before a 10 nm adhesion layer of TaN was deposited using an identical sputter process. Next, a 200 nm platinum film was deposited at room temperature onto the wafer surface using an ANS e-beam evaporator. The lift-off process was completed by a cycle of soaking in photoresist stripper before washing in isopropyl alcohol and deionized water until the surface became free of metal particles (Fig. 5) .
The wafers were vacuum-annealed for 6 hours at 600°C temperature in a HITEC furnace, which was loaded and unloaded at 200°C in an attempt to minimise oxidation and nitrification of the TaN layer.
III. RESULTS AND DISCUSSION
The sheet resistance values for the thin film conductors were measured using Greek cross structures, and at 25°C were (15.0 ± 0.5) Q/O for tantalum nitride and (4.4 ± 0.1) Q/O for platinum layers. Measurements of the three structure types described in sections lIA, lIB and lIe were performed on 68 test structure chips spread across the wafer. Each of the wafer maps in Fig. 6 shows the arrangement of the test chips schematically. CBKR structures described in lID were measured on 52 test structure chips positioned near the exclusion ring at the edge of the wafer. All measurements have been made using an HP4142B source-meter to force 1 rnA current and an HP3458B digital multimeter to measure differential voltages. A semi-automatic Suss Microtec PA200 prober with an ATT A200 thermal chuck was used to position the probe array and to keep the wafer surface temperature at (25.0 ± 0.05) dc. 
A. Step resistance test structures
The measured data are summarized in Table II With increasing step count, n, the measured resistance increases significantly, while decreasing the overlap length increases the resistance of the measured bridge. In fact, if we recognize that in Eq. (1) the resistance RTS of the mesa overlaps are a combination of the parallel resistance of the upper and lower layers, and also a pair of resistance values Rsw , which are introduced by steps in upper layer metal ( In addition it is possible to define the following inequalities:
RSII < RS(Pt) which are always true.
The mesa structures numbered 1-3 are designed to determine the effect of different overlap lengths, while mesa structures numbered 3-5 can be used to estimate step resistance (refer to Fig. 1) . At the same time, all measured values should obey (6) when compared one to another. The following set of inequalities should be true for resistance values Rk measured using mesa structure number k:
If these inequalities are not true for a certain measured structure, it implies there is a yield issue with this chip and the results should be disregarded for either or both of the mesa structure groups 1-3 or 3-5.
The conditions identified in equation (8) have been checked using validation maps as shown in Fig. 6 , and measurement results that did not comply (red in Fig. 6 ) were eliminated from the data set. Validated data (green in Fig. 6 ) is presented in Table III and shows that the variability of the measured resistance increases with increasing step count or decreasing overlap length. It is important to note here that increasing step count means that the overlap length for each individual mesa is reduced, while the pattern density of the mesa features is increased. and the mean step Step count Based on the measured values of sheet resistance of Pt and TaN in this process, the value of I'1R should have a maximum value of about � 1 Q/D. However, the measured difference in resistance between a layer overlap of 0.5 and 1 square, and also between 1 and 2 squares is of the order of 50 Q. This indicates that there is an additional effect from the fabrication, which is not covered by this model, and/or a requirement for additional measurement to confirm these results. Layer overlap, 0
Figure 8: Resistance change with increasing layer overlap, using mesa structures 1,2 and 3 in Fig. I(a) .
B. Transmission line model test structures
As shown in Figure 9 , the measured resistance value becomes larger in a linear manner with increasing contact distance. The average value of measured contact resistance for as-designed lOx 1 0 /!m 2 contact area is 186.7 !1. The slope value shown on the graph is related to the Rs / W characteristic and from equation (3 ) Figure 11 shows contact resistance measurement results using CBKR-type structures plotted together with an extrapolated contact resistance value from TLM-based measurements. The measured and extrapolated average resistance values are in a fair agreement; however an attempt to calculate the specific contact resistance using these data would be impractical because the test structures have contact areas that are significantly different to the nominal values. 
C. Contact chain test structures
The contact chain resistance values were not measured as in every case it was found that it was not possible to force a 1 rnA current within the designated voltage compliance of 13 V. This indicates that the resistance between any two adjacent pads was greater than 13 k!1 , rather than the expected values of around 1 k!1 . Therefore, these structures were not used to measure contact chain resistance values. There is little or no correlation between the numerical values of contact resistance measured using CBKR structures and test structure position or alignment, or the neighboring TLM structure measurement results for any chosen chip. These values seem to be completely dominated by contact resistance variation as is partly indicated by the distribution of results shown in Fig. lO . Firstly, the as-designed contact area for the ISx IS /!m 2 and 20x20 /!m 2 CBKR structures is larger by 7.SxlS /!m 2 and Sx20 /!m 2 in X and in Y; therefore the data points should be moved left on abscissa axis as indicated in Fig. 11 . Since this axis is the inverse of the contact area, these points would also move together, making the slope steeper. In these CBKR structures the tap position depends on lithography and alignment whereas in the TLM structures the contacts are self aligned. In addition, the extrapolated contact resistance value from the TLM has been plotted for the drawn contact area value. This will depend significantly on lithographic capability and the electrical linewidth for the lower conductor extracted from the TLM structures has been shown to be significantly wider than the drawn dimension. However, these are not ideal electrical linewidth structures and there may be significant effects related to the voltage taps which are fabricated in the upper Pt layer. In addition the TLM contact resistance measurement is influenced by current spreading in the contact as previously described. Overall it is not clear if the result from the TLM structures should be moved left or right along the abscissa axis.
IV. CONCLUSIONS
This work has demonstrated the use of test structures to measure the contact resistance between two metal layers that are used to fabricate an integrated resistive sensor. A test structure has also been used to investigate parasitic resistance effects introduced due to step coverage effects.
With a target thin film thickness of 200 nm for both of the conducting layers, it was found that the average effect on the measured line resistance of each step feature was 55.8 n. The effect of the overlap between the two conductors on the measured resistance could not be explained as a parallel combination of the two layers and this requires further investigation.
It was found using TLM-type test structures, that the extrapolated contact resistance value for 10xlO /lm 2 contact area structures was 186.7 n. CBKR-type test structures were also measured and the average contact resistances were found to be 104.6 n for a 15x15 /lm 2 area and 90.1 n for a 20x20 /lm 2 contact. Contact chain structures were also measured but the resistances were much higher than expected, suggesting the causes of this effect need further investigation.
